ベリフィケーションテクノロジー 横浜本社 Official site

Intermediate/Advanced: Case Study on Building a UVM Verification Environment for RISC-V Cores

We will introduce our achievements in building a UVM verification environment targeted at customer-designed RISC-V cores. We will provide a detailed explanation from UVM-compatible examples to reuse at higher levels.

This document is a technical material introducing our achievements in building UVM verification environments at our company. It presents an example of the verification environment when validating a customer-designed RISC-V core at Vtech. 【Contents (partial)】 ■ Example of minimal UVM compliance ■ Example of UVM verification environment for RISC-V core ■ Reuse at higher levels of the verification environment, etc. *For more details, please download the PDF or feel free to contact us.

This is the HP (homepage).

basic information

For more details, please download the PDF or feel free to contact us.

Price range

Delivery Time

Applications/Examples of results

For more details, please download the PDF or feel free to contact us.

Building a UVM-based Verification Environment (1) Example of UVM Compliance in Verification Environment - Our Company's Efforts for Reusability and Efficiency

TECHNICAL

Recommended products

Distributors

Vtech is a unique technology company specialized in the "verification" of LSI. Utilizing the technology accumulated from a wide variety of LSI verification projects, we also engage in research, development, and sales of our own products. Furthermore, we provide excellent products and services related to verification from around the world to our customers as an agent. We will continue to focus on verification, pursue it, and aim for our customers worldwide to incorporate "high quality" into their products.